Abstract-ATLAS is preparing for an extensive modification of its detector in the course of the planned HL-LHC accelerator upgrade around 2025 which includes a replacement of the entire tracking system by an all-silicon detector (Inner Tracker, ITk). The five innermost layers of ITk will comprise a pixel detector built of new sensor and readout electronics technologies to improve the tracking performance and cope with the severe HL-LHC environment in terms of occupancy and radiation. The total area of the new pixel system could measure up to 14 m 2 , depending on the final layout choice that is expected to take place in early 2017. An intense R&D activity is taking place in the field of planar, 3D, CMOS sensors to identify the optimal technology for the different pixel layers. In parallel various sensor-chip interconnection options are explored to identify reliable technologies when employing 100-150 μm thin chips. While the new readout chip is being developed by the RD53 Collaboration, the pixel off detector readout electronics will be implemented in the framework of the general ATLAS trigger and DAQ system. Simulations indicate that a readout speed of up to 5 Gb/s per data link (FE-chip) is necessary in the innermost layers going down to 640 Mb/s for the outermost. Because of the very high radiation level inside the detector, the first part of transmission has to be implemented electrically with signals to be converted for optical transmission at larger radii. Extensive tests are being carried out to prove the feasibility of implementing serial powering chosen as the baseline for the ITK pixel system, given the reduced material in the servicing cables foreseen for this option.
I. INTRODUCTION
An upgrade of the LHC to the High-Luminosity LHC (HL-LHC) in is foreseen for 2025, with an increase in the peak and integrated luminosity, shown in Fig. 1 . This will result in a greater number of interactions per bunch crossing, up to a value of 200 for the maximum expected luminosity of 7.5 x 10 34 cm −2 s−1 [2] , [3] . Furthermore, the radiation damage will exceed 2 x 10 16 n eq /cm 2 in the innermost pixel region.
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The ATLAS experiment [1] measures the passage of charged particles in the inner detector. The first section of this tracker, closest to the beam pipe, is the pixel detector. It was originally composed of three barrel layers, with an additional layer, known as the IBL, inserted in 2015. For the LHC Phase II upgrade period, an entirely new inner tracker is foreseen, known as the ITk. The construction phase is anticipated for 2018-2023, with the installation into ATLAS between 2024-2025.
The five innermost layers of ITk will comprise a pixel detector built of new sensor and readout electronics technologies to improve the tracking performance and cope with the severe HL-LHC environment in terms of occupancy, illustrated in Fig. 2 , and radiation, shown in Fig. 3 . The total area will equal up to 14 m 2 , however this will depend on the final layout choice in 2017. 
II. FRONT-END TECHNOLOGY
Under the framework of the RD53 Collaboration [4] , a new front-end chip has been designed in a joint ATLAS-CMS effort. The small FE65-P2 prototype chip has been manufactured and measured. A module assembled with an n-in-p sensor was also characterised in a beam test. A full prototype, known as RD53A, is planned for 2017. After the RD53A prototype, an adapted ATLAS design will be produced in 2018. 
III. SENSOR TECHNOLOGY

A. Hybrid
Hybrid pixel sensors are devices for which the readout electronics and sensor are separately produced, then connected via bump-bonding or another coupling technique. The two main technology types (illustrated in Fig. 5 ) are planar, where the electrodes are implanted on the surface of the silicon substrate, and 3D, where the electrodes penetrate the substrate perpendicular to the surface. Both technologies were used in the IBL. The sensors have been re-designed with cell sizes of 50 x 50 or 25 x 100 μm 2 to be compatible with the RD53 chip.
Prototypes are ready for both designs. The sensor thickness is anticipated to be as follows: for the outer-layers, the thickness is foreseen as less than or equal to 150-200 μm, since the major requirements here are a high yield and low costs. For the two innermost layers, the thickness is foreseen to be 100 μm for planar devices. This is because radiation hardness is the major concern. The efficiencies for various sensor thicknesses and irradiations for planar sensors bonded to FE-I4 readout chips is shown in Fig. 6 [5] . As expected, the thinner devices are more radiation hard at high radiation levels. For 3D devices, the radiation hardness is decoupled from the thickness and so it has a wider thickness range. Prototyping sensor productions have started in collaboration with commercial vendors to identify the best technology for the different pixel layers. 
B. CMOS
Monolithic HV or HR CMOS sensors [6] , where the readout system is embedded into the substrate, illustrated in Fig. 7 , are also being actively studied. A specific R&D program has been started with the aim of producing and testing large size (1-2 cm 2 ) demonstrators by late 2016. This technology potentially offers a significant cost reduction with respect to traditional hybrid pixel detectors and could be particularly interesting for the outermost pixel layers. The hybrid CMOS design, where CMOS sensors are bonded, via bump-bonds or capacitive coupling, to a FE-I4 readout chip is used to study radiation hardness and ratecapability of the CMOS design. They have been shown to be radiation hard to greater than 10 15 n eq /cm 2 [7] .
IV. INTERCONNECTIVITY
Interconnectivity is a particularly challenging aspect of the ITk pixel module assembly, as there will be a large area to be covered and a compressed production schedule. As such, multiple industrial suppliers are being qualified with FE-I4 multi-chip modules. Silver-tin and indium bump bonding are the main technologies being investigated. There will be a reiteration of the procedure with the final ITk readout chip which will have a higher bump density (50 x 50 μm 2 ) and a larger chip wafer size of 12" for the 65 nm CMOS technology versus the 8" for 130 nm CMOS. Dummy productions for higher density 12" wafers have commenced with producers such as IZM and LETI.
An intense R&D is being carried out to satisfy the yield requirements when using 100-150μm thin chips and towards cost reduction, exploring the feasibility of maskless Under Bump Metalisation (UBM) or wafer-to-wafer interconnection. Chip thickness is a main issue due to the many chip layers that can induce bending of the edges and low interconnection yield in these areas. Novel R&D of interconnectivity with ThroughSilicon Vias (TSV) is also being investigated.
V. POWERING SCHEME The current ATLAS pixel detector is powered in parallel, however, this is not feasible for the ITk due to the number of modules. The baseline design is to power modules in the ITk in series, which will save material in the servicing cables, illustrated in Fig. 8 . Extensive tests are being carried out with FE-I4 modules thanks to dedicated shunt-regulators (Shunt-LDO) in the IBL chip. These are operated with a constant current and a special protection chip is being developed [8] , which would allow switching on and off of individual modules and would mitigate against losing a whole chain due to a single failing module. 
VI. CHARACTERISATION RESULTS
The performance evaluation of a serially powered pixel stave prototype was performed in Bonn with quad FE-I4 modules [9] . The tuning plot in Fig. 9 shows threshold, threshold dispersion and noise of the quad modules on the stave after tuning to a target threshold of 1500 e-. The threshold dispersion is represented with error bars. It should be noted that the new readout chip should be able to reach lower thresholds. Minimum threshold tuning algorithms are shown in Fig. 10 . The first algorithm is the standard minimum threshold tuning. It was performed with and without noisy front-end chips in the serial powering chain. The second algorithm, baseline tuning, is more advanced and lower minimum threshold values can be reached. This was performed without noisy front-end chips in the chain. VII. DATA TRANSMISSION SCHEME
The readout system for a data rate of several Gb/s, illustrated in Fig. 11 , is under development [10] . This is especially important for the innermost layer, in which the hit occupancy is the highest. The readout speed will need to be up to 5 Gb/s per data link (FE-chip) for the innermost layers, based on simulations of the expected hit rates and the foreseen performance of the RD53 chip. For the outermost layers the readout speed will be lower at 640 Mb/s. The first section of the transmission will be implemented electrically, due to a radiation level inside the detector which is too high for optoconverters. At larger radii, signals will be converted for optical transmission. Cables are being developed for electrical data transmission at rates of up to 5 Gb/s over several metres. 
VIII. CONCLUSION
The phase II upgrade of the ATLAS inner detector is a challenging project, particularly due to the radiation background, sensor surface area required and increased data rates. Variations of sensor technologies have been characterised and tested in test beam environments and each technology has advantages and disadvantages depending on the layer position. It is likely that multiple technologies will be adopted to utilise the advantages. Solutions for the links for the readout and supply chain are being investigated. Overall, the ITk Pixel Project is in a good condition for the TDR, expected in 2017.
